Toronto Metropolitan UniversityBrowse
Narasingavel_Ganendran.pdf (5.08 MB)
Download file

Design and implementation of programmable pipelined FIR filter in FPGA

Download (5.08 MB)
thesis
posted on 08.06.2021, 11:47 authored by Ganendran Narasingavel
Design and implementation of programmable pipelined FIR filter in FPGA

History

Language

eng

Program

Electrical and Computer Engineering

Granting Institution

Ryerson University

Thesis Advisor

Andy Gean Ye

Usage metrics

Electrical and Computer Engineering (Theses)Electrical and Computer Engineering (Theses)

Categories

Keywords

Electric filtersField programmable gate arraysSignal processing

Licence

In Copyright

Exports