Gharan_Masoud_Oveis.pdf (2.24 MB)

Power and chip-area aware network-on-chip simulation

Download (2.24 MB)
thesis
posted on 23.05.2021, 13:44 by Masoud Oveis Gharan
Among different communication architectures employed in Multi-Processor Systems-on-Chip (MPSoC), Network-on-Chip (NoC) is recognized as a state of the art paradigm that can overcome on-chip communication challenges. In this thesis, we introduce the simulation of NoC systems. The structure of a new SystemC based NoC simulator (FANOOS) is presented in this thesis. We discuss various components of the simulator by presenting their SystemC code. We also provide an analytical methodology that employs the micro-architectural level of NoC routers and links by considering their power and chip are requirements. An evaluation flow for early stage design of NoC is introduced.

History

Language

eng

Degree

Master of Applied Science

Program

Electrical and Computer Engineering

Granting Institution

Ryerson University

LAC Thesis Type

Thesis

Thesis Advisor

Gul N. Khan

Usage metrics

Electrical and Computer Engineering (Theses)

Exports